Abstract-Adder is a building block of all arithmetic units used in processors. The performances of adders are evaluated on the basis of power consumption, energy consumption and delay. In this approach the Borrow Save Adder (BSA) is designed with minimum delay under low threshold voltage and it is compared with Ripple Carry Adder (RCA). It presents a solution for low power addition under threshold voltage variability, which successfully handles the changes of increasing threshold voltage. In addition the proposed approach demonstrates the tolerance of adder unit to variations.
Borrow Save Adder 3. Modified Borrow Save Adder

RIPPLE CARRY ADDER
A ripple carry adder is a logic circuit in which the carry-out of each full adder is the carry in of the succeeding next most significant full adder. It is called a ripple carry adder because each carry bit gets rippled into the next stage. In RCA, all full adders are connected in series and the operation of nearby full adder does not perform until previous FA exit the operation. So the delay becomes maximized. The architecture of RCA is shown in fig.1 . 
ILLUSTRATION OF RCA
In 4-bit Ripple Carry Adder, the addition of seven and one with zero carry-in is expressed in conventional binary representation as x=0111 and y=0001 respectively , and a carry to be propagated sequentially from the first to the fourth bit position through the carry chain in the RCA. The working operation Ripple Carry Adder is given below. At last the sum output is eight and it is represented in binary form as S=1000 and carry out is zero. 
BORROW SAVE ADDER
In Borrow Save Adder, 4 to 2 compressor is used to minimize the output. The carry-out from one FA is connected as carry-in to another FA in cascade form so that delay is minimized. In RCA, carry propagation from previous full adder to nearby full adder, the delay is maximized. To overcome this problem, BSA technique is used to achieve minimum delay compared to RCA. In BSA, all full adders can perform their operation at a same time since they are not connected in series so the delay becomes minimized. The architecture of BSA is shown in fig.2 . X={(0,0),(0,1),(0,1),(0,1)} and Y={(0,0),(0,0),(0,0),(0,1)} is the representation for seven and one respectively, results to the sum={(0,1),(1,1),(1,1),(0,0)} where Spout=1110 and Snout=0110 is computed with a ripple effect of ti only in a neighbour bit position.
MODIFIED BORROW SAVE ADDER (BSA')
In Borrow Save Adder, carry is propagated to full adder which are in parallel form but in modified form of BSA, carry in FA1 is propagated to nearby full adder FA2 but in FA2 the carry is propagated to FA7.In first row, the operation of FA1 and FA3 perform simultaneously whereas in FA2 and FA4 operation does not exists until operation in FA1 and FA4 is completed. Due to this process area becomes maximized. The architecture of modified BSA is shown in fig.3 . 
III SIMULATION RESULTS
The Ripple Carry Adder and Borrow Save Adder are designed using Xilinx ISE 8.1. The Verilog coding is done for RCA and BSA. Thus the simulation results are obtained for both adders. These adders are implemented in FPGA by using Vivado software tool. By using Cadence tool, analog design is done and symbol is created for both RCA and BSA. The power, area and delay are calculated by varying the supply voltage. In digital cadence tool, after simulation the floor planning, placement, routing and timing analysis are done. After completing this process, the digital layout for both ripple carry adder and borrow save adder are designed.
SIMULATION OUTPUT FOR RIPPLE CARRY ADDER
In ripple carry adder, the input is given as A[3:0]={0111} and B[3:0]={0001} and input clock pulse is given as zero , the carry is propagated to nearby full adder , the sum output is given as S={1000} and Cout=0. The simulation output for RCA is shown in fig4. 
RCA SYMBOLIC REPRESENTATION
By using nmos and pmos transistor ripple carry adder is done in analog vitruso in cadence. The complete form ripple carry adder is combined into single symbolic form. The clock pulse is given as input and voltage supply and ground is connected. The RCA symbolic representation is shown in fig5. 
SIMULATION OUTPUT FOR BORROW SAVE ADDER
In borrow save adder, the input is given as Xp=0111,Xn=0000 and Yp=0001,Yn=0000 input clock pulse is given as zero , the carry is propagated to full adder which is in parallel form, the sum output is given as S=1000 and Cout=0. The simulation output BSA is shown in fig 8. On comparing BSA and modified form of BSA, the area and power is minimized in modified BSA. The delay is lesser in BSA. By varying supply voltage, the performance of power and delay is calculated and compared between borrow save adder and ripple carry adder 
IV. CONCLUSION
The Ripple Carry Adder and Borrow Save Adder are designed and it is implemented in FPGA kit. The digital layout has been designed using cadence software tool. By varying the supply voltage the parameter such as power, delay and area are calculated. This shows that Borrow Save Adder achieves three times smaller delay than Ripple Carry Adder at nominal supply voltage. Furthermore it is possible to reduce the supply voltage of BSA, attaining the delay constraints imposed by the delay characteristics of RCA as well as reducing significantly power dissipation. Finally simple interconnections lead to a reduced normalized delay variation for Borrow Save Adder.
